ASIC Design and STA Engineer
NVIDIA
NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency for today's AI platforms! Come and take a part in designing our groundbreaking large scale and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.
What You Will Be Doing
- Be in charge of full chip and/or chiplet level STA convergence from early stages to signoff.
- Take part in top level floor plan and clock planning.
- Optimize, together with CAD signoff flows and methodologies.
- Digital Partitions' and analog IPs' timing integration, giving feedback to PD/RTL and driving convergence.
- Work closely with logic design and DFT engineers to define and implement constraints for the various work modes, including their optimization for runtime and efficiency.
- B.SC./ M.SC. in Electrical Engineering/Computer Engineering.
- 3+ years of experience in physical design and STA
- Proven experience in RTL2GDS and STA design and convergence
- Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.)
- Hands on STA experience from early stages to signoff using Synopsis Primetime. Deep knowledge in timing concepts required.
- Great teammate.
, , JR2021789